Power MOSFET

20 V/–20 V, 4.6 A/–4.1 A, μCool[™] Complementary, 2x2 mm, WDFN Package Features

- Complementary N-Channel and P-Channel MOSFET
- WDFN Package with Exposed Drain Pad for Excellent Thermal Conduction
- Footprint Same as SC-88 Package
- Leading Edge Trench Technology for Low On Resistance
- 1.8 V Gate Threshold Voltage
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- This is a Pb–Free Device

Applications

- Synchronous DC-DC Conversion Circuits
- Load/Power Management of Portable Devices like PDA's, Cellular Phones and Hard Drives
- Color Display and Camera Flash Regulators

MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise noted)

Paran	neter		Symbol	Value	Unit
Drain-to-Source Voltag	ge	N-Ch	V _{DSS}	20	V
				-20	
Gate-to-Source Voltag	je	N-Ch	V _{GS}	±8.0	V
		P-Ch			
N-Channel	Steady	T _A = 25°C	I _D	3.8	Α
Continuous Drain Current (Note 1)	State	T _A = 85°C		2.8	
, , , , , , , , , , , , , , , , , , ,	t≤5 s	T _A = 25°C		4.6	
P-Channel	Steady	T _A = 25°C	I _D	-3.3	A
Continuous Drain Current (Note 1)	State	T _A = 85°C		-2.4	
, , , , , , , , , , , , , , , , , , ,	t≤5s	T _A = 25°C		-4.1	
Power Dissipation (Note 1)	Steady State	T₄ = 25°C	PD	1.5	W
	t≤5s	IA = 25 C		2.3	
N-Channel	Steady	T _A = 25°C	ID	2.6	А
Continuous Drain Current (Note 2)	State	T _A = 85°C		1.9	
P-Channel	Steady	T _A = 25°C	Ι _D	-2.3	Α
Continuous Drain Current (Note 2)	State	T _A = 85°C		-1.6	
Power Dissipation (Note 2)	Steady State	$T_A = 25^{\circ}C$	PD	0.71	W
Pulsed Drain Current	N-Ch	t _p = 10 μs	I _{DM}	18	А
		-20			
Operating Junction and	T _J , T _{STG}	–55 to 150	°C		
Lead Temperature for S (1/8" from case for 10 s		urposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm², 2 oz Cu.




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	65 mΩ @ 4.5 V	3.8 A
N-Channel 20 V	75 mΩ @ 2.5 V	2.0 A
	120 mΩ @ 1.8 V	1.7 A
D. Ohaanal	100 mΩ @ –4.5 V	–4.1 A
P-Channel -20 V	135 mΩ @ –2.5 V	–2.0 A
	200 mΩ @ −1.8 V	–1.6 A





PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJD3119CTAG	WDFN6 (Pb-Free)	3000/Tape & Reel
NTLJD3119CTBG	WDFN6 (Pb-Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
SINGLE OPERATION (SELF-HEATED)			
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	83	
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ heta JA}$	177	°C/W
Junction-to-Ambient $-t \le 5 \text{ s}$ (Note 3)	$R_{ heta JA}$	54	
DUAL OPERATION (EQUALLY HEATED)			
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	58	
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ heta JA}$	133	°C/W
Junction-to-Ambient – t \leq 5 s (Note 3)	R _{θJA}	40	7

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit			
OFF CHARACTERISTICS											
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	Ν	N 0.V	I _D = 250 μA	20			V			
		Р	V _{GS} = 0 V	I _D = -250 μA	-20						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS} /T _J	Ν				10.4		mV/°C			
Temperature Coefficient		Р				9.95					
Zero Gate Voltage Drain Current	I _{DSS}	Ν	V_{GS} = 0 V, V_{DS} = 16 V	т ог оо			1.0	μΑ			
		Р	V_{GS} = 0 V, V_{DS} = -16 V	T _J = 25 °C			-1.0				
		Ν	V_{GS} = 0 V, V_{DS} = 16 V	т ог оо			10				
		Р	V_{GS} = 0 V, V_{DS} = -16 V	T _J = 85 °C			-10				
Gate-to-Source Leakage Current	$\begin{array}{c c} \text{P} & V_{DS} = 0 \text{ V}, \text{ V}_{GS} = \pm 8.0 \text{ V} \\ \hline \text{P} & V_{DS} = 0 \text{ V}, \text{ V}_{GS} = \pm 8.0 \text{ V} \\ \hline \end{array}$		±8.0 V			±100	nA				
					±100	1					

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	V _{GS(TH)}	Ν		I _D = 250 μA	0.4	0.7	1.0	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4	-0.7	-1.0	
Gate Threshold Temperature	V _{GS(TH)} /T _J	Ν				-3.0		mV/°C
Coefficient		Р				2.44		1
Drain-to-Source On Resistance	R _{DS(on)}	Ν	V_{GS} = 4.5 V , I_D = 3.8 A			37	65	mΩ
		Р	V_{GS} = -4.5 V , I_D = -4.1 A			75	100	
		Ν	V_{GS} = 2.5 V , I _D =	= 2.0 A		46	75	
		Р	V_{GS} = -2.5 V, I _D =	–2.0 A		101	135	
		Ν	V_{GS} = 1.8 V , I_D = 1.7 A			65	120	
		Р	V _{GS} = -1.8 V, I _D =	–1.6 A		150	200	
Forward Transconductance	9fs	Ν	V _{DS} = 10 V, I _D =	1.7 A		4.2		S
		Р	V_{DS} = -5.0 V , I_{D} =	= -2.0 A		3.1]


CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C _{ISS}	Ν		V _{DS} = 10 V	271	pF
		Р		V _{DS} = -10 V	531	
Output Capacitance	C _{OSS}	Ν		V _{DS} = 10 V	72	
		Р	F = 1.0 MHz, V _{GS} = 0 V	V _{DS} = -10 V	91	
Reverse Transfer Capacitance	C _{RSS}	Ν		V _{DS} = 10 V	43	
		Р]	V _{DS} = -10 V	56	
Total Gate Charge	$\label{eq:Gate Charge} \begin{array}{ c c c c } \hline Q_{G(TOT)} & N & V_{GS} = 4.5 \ \text{V}, \ \text{V}_{DS} = 10 \ \text{V}, \ \text{I}_{D} = 3.8 \ \text{A}_{D} \end{array}$		V, I _D = 3.8 A	3.7	nC	
		Р	V_{GS} = –4.5 V, V_{DS} = –10 V, I_{D} = –2.0 A		5.5	
Threshold Gate Charge	Q _{G(TH)}	Ν	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10^{\circ}$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}, \text{ I}_{D} = 3.8 \text{ A}$ $V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10 \text{ V}, \text{ I}_{D} = -2.0 \text{ A}$		
		Р	$V_{GS} = -4.5$ V, $V_{DS} = -10$			
Gate-to-Source Charge	Q _{GS}	Ν	V_{GS} = 4.5 V, V_{DS} = 10 V, I_{D} = 3.8 A		0.6	
		Р	$V_{GS} = -4.5$ V, $V_{DS} = -10$	V, $I_{D} = -2.0 \text{ A}$	1.0	
Gate-to-Drain Charge	Q _{GD}	Ν	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 3.8 A	1.0	
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, I _D =02 A	1.4	


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Parameter	Symbol	N/P	Test Conditio	ons	Min	Тур	Max	Unit
SWITCHING CHARACTERISTIC	S (Note 6)					8		
Turn-On Delay Time	t _{d(ON)}					3.8		ns
Rise Time	t _r	N	V _{GS} = 4.5 V, V _{DD}	= 16 V,		4.7		
Turn-Off Delay Time	t _{d(OFF)}		$I_{\rm D} = 1.0 \text{ A}, \text{ R}_{\rm G} =$	2.0 Ω		11.1		
Fall Time	t _f					5.8		
Turn-On Delay Time	t _{d(ON)}					5.2		
Rise Time	t _r		VGS = -4.5 V. VDD	= –10 V.		13.2		
Turn-Off Delay Time	t _{d(OFF)}	Р	$I_{\rm D} = -2.0 \text{A}, \text{R}_{\rm G} =$	V_{GS} = -4.5 V, V_{DD} = -10 V, I_{D} = -2.0 A, R_{G} = 2.0 Ω		13.7		
Fall Time	t _f					19.1		
DRAIN-SOURCE DIODE CHAR	ACTERISTICS					1		
Forward Diode Voltage	V _{SD}	Ν		I _S = 1.0 A		0.69	1.0	V
	P V _{GS} = 0 V, T _J = 25 °C	I _S = -1.0 A		-0.75	-1.0			
		Ν	N/ 0.1/ T 105.00	l _S = 1.0 A		0.52		1
		Р	V _{GS} = 0 V, T _J = 125 °C	I _S = -1.0 A		-0.64		
Reverse Recovery Time	t _{RR}	Ν		l _S = 1.0 A		10.2		ns
		Р		I _S = -1.0 A		16.2		
Charge Time	t _a	Ν		l _S = 1.0 A		6.0		
		Р	$V_{GS} = 0 V.$	I _S = -1.0 A		10.6		
Discharge Time	t _b	Ν		I _S = 1.0 A		4.2		
		Р		I _S = -1.0 A		5.6		
Reverse Recovery Charge	Q _{RR}	Ν		I _S = 1.0 A		3.0		nC
		Р		I _S = -1.0 A		5.7		


5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.




TYPICAL PERFORMANCE CURVES - N-CHANNEL (T_J = 25°C unless otherwise noted)












Figure 9. Resistive Switching Time Variation versus Gate Resistance






Figure 10. Diode Forward Voltage versus Current



TYPICAL PERFORMANCE CURVES - P-CHANNEL (T_J = 25°C unless otherwise noted)



2

1.5

1

0.5

0

TYPICAL PERFORMANCE CURVES - P-CHANNEL (T_J = 25°C unless otherwise noted)




Figure 19. Resistive Switching Time Variation versus Gate Resistance

0.2 0.3 0.4 0.5 0.6 0 0.1 0.7 0.8 0.9 1.0

T_J = 25°Ċ

T_J = 150°C

-V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 20. Diode Forward Voltage versus Current





Figure 21. Maximum Rated Forward Biased Safe Operating Area




TYPICAL PERFORMANCE CURVES (T_J = 25° C unless otherwise noted)


Figure 22. Thermal Response

PACKAGE DIMENSIONS


WDFN6, 2x2 CASE 506AN-01 ISSUE B



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14 5M 1994
- DIMENSION AND FORMULA ASING THE PARTY ASING THE P
- TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.



SOLDERMASK DEFINED MOUNTING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosociated with such unintended or unauthorized use persons, and reasonable attorney fees andigent design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative